Abstract-Arrays of Cherenkov telescopes typically use multilevel trigger schemes to keep the rate of random triggers from the night sky background low. At a first stage, individual telescopes produce a trigger signal from the pixel information in the telescope camera. The final event trigger is then formed by combining trigger signals from several telescopes. In this paper we present a Cherenkov telescope trigger scheme based on the analog pulse information of the pixels in a telescope camera. Advanced versions of all components of the system have been produced and a working prototype has been tested, showing in most cases features which surpass previous designs in terms of compactness, low noise, short delay, low power consumption and flexibility to be adapted to different observation conditions. Finally, issues related to integrating the trigger system in a telescope camera and in the whole array will be dealt with.
I. INTRODUCTION
T HE GENERAL camera trigger strategy in current Imaging Atmospheric Cherenkov Telescopes (IACTs) looks for an excess of signal located in a relatively small region of the camera within a few nanosecond time window. This approach allows the trigger rate due to Night Sky Background (NSB) accidentals to be reduced, whereas the trigger efficiency for gamma-like events remains high due to the compactness in time and space of their associated camera image. This strategy being quite simple, there is not a unique hardware implementation and different performances can be achieved depending on its details. In particular, current IACTs like HESS [1], VER-ITAS [2] and MAGIC [3] rely on different definitions of what an excess is. HESS counts the number of pixels with a signal above a threshold in definite regions, and takes the trigger decision based on this number (so-called Majority Trigger [4] ). MAGIC incorporates two different trigger schemes: on the one hand, for each telescope uses a scheme similar to HESS but defining a trigger region as 3 next-neighboring pixels (so-called Next Neighbour Trigger [5] , [6] , also used in VERITAS [7] ). On the other hand, it also implements the Sum trigger [8] concept, which defines the excess in terms of the analog clipped sum of the signal in the pixels within geometrical overlapping regions of a given size. Once the trigger of individual telescopes is generated, the final event trigger is formed by combining trigger signals from several telescopes.
The implementation described in this paper aims to provide an analog trigger scheme to cameras of medium and large Cherenkov telescopes. The system can handle trigger rates of more than hundreds of KHz with a negligible dead time, well below 1%. Moreover, it is flexible enough to take the decision based either on the Sum or the Majority trigger schemes described above. It relies in the clustering of the camera in sets of 7 pixels configured in an hexagonal pattern. This grouping is followed by the design of the front-end electronics and the mechanics for the telescopes due to the modularity that it brings to the camera design. This arrangement and the geometry of the clusters is such that each one has 6 next neighbours, except for the camera borders.
The paper is organized as follows: First an overview of the complete system is presented, defining the required trigger functionalities and the hardware modules which implement them. Then, Sections III-VI describe the different hardware subsystems and Section VII shows several measurements of the performance achieved with the complete trigger system. Section VIII explains the following steps towards a more reliable and integrated trigger and finally, the main conclusions of the paper are gathered in Section IX.
II. TRIGGER ARCHITECTURE
The analog trigger concept is implemented in three stages. In the first one, the so-called Level 0 stage processes analog signals of individual pixels in a cluster. For this processing, two prototypes have been produced in order to test either the Sum or Majority trigger concepts. In the former, the analog clipped sum of the signals of the pixels is raised to the second stage, the so-called Level 1, where the camera trigger decision is taken. In the latter, the signals are compared to a threshold value, so that it provides a fired pixel account to the Level 1 stage. At the Level 1, the analog combination of the Level 0 signals (both in the Majority and Sum modes) for all possible compact regions of a geometrical size given within the hardware limits is examined.
0018-9499/$31.00 © 2013 IEEE This combination roughly consists of the analog addition of the Level 0 signals for different geometrical patterns. The Level 1 stage takes the decision to trigger the camera if the output of the combination in any part of the camera exceeds a given threshold [9] . This decision feeds the third stage, the Level 1 distribution system, which guarantees that the decision signal reaches the readout electronics associated to all 7-pixel clusters at the same time and provides the means to tag regions of interest in the camera based on the different clusters which gave rise to the Level 1 decision.
In its final implementation, the different elements of this trigger system will be placed at different locations on the front-end electronics, as shown in Fig. 1 . While Level 0 and Level 1 subsystems are placed in the front-end board itself, Level 0 fan-out and Level 1 distribution subsystems should be at the backplane of the front-end board, in order to send and receive the trigger signals efficiently among the neighbouring clusters. Current prototypes have been produced as separate mezzanine boards for easy testing, but the final trigger subsystems will lay directly on the front-end and backplane boards. A current cluster prototype with mezzanines can be seen on Fig. 2 .
III. LEVEL 0 DECISION
The Level 0 decision system is responsible for collecting the signals from all pixels in one cluster. These signals are treated and then added together before being replicated and sent to the Level 1 decision trigger of the same cluster and the surrounding ones. Two different Level 0 mezzanines have been developed: one for Majority trigger approach and the other following the Sum trigger concept. In both cases the input and output signals are differential to minimize the effect of long distances in the connection with the other subsystems.
A. Majority Trigger
The Majority trigger compares the signal from each pixel with a voltage threshold. If the signal is greater than the threshold voltage, a gate, of width proportional to the time the pulse exceeds the threshold, is generated. The gates, generated in all pixels in all clusters, are added analogically. The amplitude of the added signal is proportional to the number of pixels with a signal above the threshold, and it is sent to the Level 1 decision subsystem.
The block diagram for the Majority trigger can be seen in Fig. 3 . Every channel comprises a differential to single-ended converter and a fast LVDS comparator. The thresholds are generated by a SPI controlled Digital to Analog Converter (DAC) with 8 outputs. Then, the outputs of the comparators are added in an analog adder, and finally, the output is converted into differential again. Fig. 4 shows one of the manufactured L0 majority mezzanines. 
B. Sum Trigger
The Sum trigger adds the signals from all pixels in the cluster and sends the resulting signal to the Level 1 decision subsystem. Before adding the signals from the individual pixels, each of them goes through attenuator and clipping circuits (both slow-control adjustable). The former allows all pixel gains to be equalised with a precision better than 5%. The later cuts signals greater than a given value, which limits the influence of after pulses from the photosensors [8] . The clipping and attenuator circuits might also reduce the pixel signal to zero, in case that noisy pixels need to be removed from the trigger patterns.
The block diagram for the Sum trigger design (Fig. 5 ) is made up of six different elements. The differential to single-ended converters, the analog adder, the single-ended to differential converters and the DACs are similar to those used for the Majority design, although 2 DACs are required in this case. On the other hand, the attenuators and the clipping circuits are exclusive for the Sum modules. The attenuators are based on PIN diodes, while clipping is based on a differential BJT amplifier [11] . Both the attenuators and the clipping circuits are controlled by DC levels generated in DACs. Fig. 6 shows one of the manufactured L0 sum trigger boards.
Whatever the strategy chosen, Majority or Sum trigger, the timing of the signals should be very accurate to find the coincidences or to make the sums properly. In this sense, the different transit times introduced by PMTs with different high voltages is a problem which should be faced as was shown in previous works like [12] . 
IV. LEVEL 0 FAN-OUT
The level 0 output signal of a given cluster must be distributed to the neighbouring clusters in order to perform all possible additions of clusters in the Level 1 decision system. To do so, the Level 0 output signal of each cluster is sent to the cluster backplane where it is fanned-out to several branches corresponding to the neighbouring backplanes of the clusters which have to receive that signal, and one more copy for the cluster itself. In the same way, every cluster backplane receives Level 0 signals from its neighbours, which are then sent to the Level 1 decision subsystem, along with the Level 0 signal from the cluster itself. This architecture entails some technical challenges:
• Long transmission lines introduce losses and make the signal noisier. To minimize the noise problem, Level 0 lines are implemented using differential pairs and losses are characterized and compensated.
• The Level 0 fan-out must be designed with similar gains for each branch and good matching features. It is difficult to match one input with six outputs, but using lumped element Wilkinson dividers [13] and amplifiers one can achieve good matching and flexibility in the gain to compensate losses.
• The delay in reaching Level 1 decision system must be the same for all channels. Every channel has to go from the Level 0 output to the cluster backplane and from this to the Level 1 decision system input, so these delays are naturally equalized. The only difference is between the Level 0 signal from the cluster itself and the ones coming from the neighbours, which have some delay due to the travelling through the interconnection between backplanes. The lengths of these extra lines are relatively small, limiting the delay difference to approximately 1 ns and can be compensated in the Level 1 decision system with a delay line. Fig. 7 shows a Level 0 fan-out board, designed as a backplane mezzanine for the first prototypes.
V. LEVEL 1 DECISION
The level 1 decision system makes several analog sums of the signals from the Level 0 of the adjacent clusters and compares them with a threshold level [9] . If any of these sums are over the threshold, Level 1 sends a trigger signal to the Level 1 distribution in order to trigger the camera. So, depending on the Level 0 mode, Level 1 decides if there are more than a certain number of pixels over the Level 0 threshold in a region of the camera, or if the addition of the photoelectrons generated by all the pixels in this region is greater than the Level 1 threshold level.
The size of the trigger region is an important question to optimize the sensitivity of the telescope for a given configuration. The current design is able to work with trigger regions of 2, 3 or 4 clusters (14, 21 or 28 pixels respectively), which correspond to 3 different operation modes, slow control selectable.
There is one Level 1 decision subsystem in every cluster, which is in charge of the sums shown in Fig. 8 , for each of the 3 operation modes. Only the sums shown for each mode are actually evaluated. It is also worth noting that in order to perform all relevant sums, cluster #4 is not needed (see the cluster numeration in Fig. 8 ), as it is included in sums which are added in other clusters. Additionally, with these patterns, all possible combinations of 2, 3 or 4 compact clusters are covered in the whole camera, and full trigger overlapping regions are guaranteed. This is one step further than previous works like the overlapping trigger macro-cells used in MAGIC [6] , [8] . In previous works, all pixels belong to at least one and up to three trigger regions while, in the trigger system described in this paper, trigger regions are smaller and every pixel belongs to six trigger regions, evaluated in its own cluster or in a neighbour one.
The Level 1 decision is made up of several circuits according to the architecture represented in Fig. 10 . First, the differential analog inputs from Level 0 of the cluster itself and from the neighbouring clusters are scaled and transformed into singleended signals, to operate with them in a simpler way. Then, the single-ended outputs are split into three or two branches, or not divided at all but attenuated, depending on the specific channel. For example, by looking at Fig. 8 it is easy to see that the input from cluster 0 can participate in up to three sums in modes 2 or 4, while the input from cluster 5 only takes part in one sum in mode 4. So, the input from cluster 0 must be divided into 3 branches for 3 adders, while the input from cluster 5 only has to be attenuated to equalize the losses suffered by all the input signals.
Whatever the selected working mode (2, 3 or 4), there are never more than 3 sums required, so all the sums for all the working modes can be performed in a cost-effective way, with only three adders with 4 inputs each one. For example, when mode 4 is selected, all the adder inputs are connected. On the other hand, if any other mode is active, some of the adder inputs are set to ground with a switch, so only the required signals reach the adder inputs. Then, these signals are added and scaled in the adders, which finally send the sums to the comparators. Here, the three sums are compared with a threshold previously set in a DAC.
The outputs of the comparators, in LVDS standard, are finally sent to an OR gate [14] which provides only one differential trigger output which will be distributed throughout the camera, activating the readouts of all the clusters. Fig. 9 shows one of the manufactured Level 1 mezzanines.
VI. LEVEL 1 DISTRIBUTION
The aim of the Level 1 distribution system is the collection of the trigger signals generated by each Level 1 decision board (hereinafter L1) to provide it to all Data Acquisition Systems (DAQ) in all the clusters of the camera. The distributed L1 signal can be used to freeze the writing in the DAQ analog memories and start the digitalization process.
In order to save data bandwidth in the camera, the trigger pulse arrival time to all different clusters should be as similar as possible and stable with respect to the L1 generation time during the data taking. Provided this happens, there is no need to read out the whole analog memory but only a subset of cells from each front-end chip. The offset and width of the looking-back window can be tuned taking into account the mean and standard deviation of the latency time distribution, that is, the distribution of the elapsed times since the Level 1 decision output activation until the L1 trigger pulse is received in the DAQ FPGA.
The proposed distribution system is based on a non-centralized distribution network, which includes a set of distribution modules, one per cluster. Each distribution module is only connected to its 6 immediate neighbors (see Fig. 11 ). In addition, each distribution module knows its position in the camera. The main functions of the distribution modules are as follows:
• Reception of the trigger pulse from the Level 1 decision module of the corresponding cluster.
• Delaying of the L1 pulse before transmission to the neighbors. The length of the delay depends on the distance to the central cluster.
• Transmission of the L1 pulse to the appropriate neighbors depending on the cluster position in the camera. • Reception of the L1 pulse from the appropriate neighbors depending on the cluster position in the camera.
• Delaying the L1 pulse before transmission to the DAQ FPGA. The length of this delay depends on the cluster position again.
• Transmission of the L1 pulse to the DAQ FPGA.
The reception and transmission of the L1 pulses during the distribution has to be asynchronous, in the sense that the L1 signal is not synchronized with any clock during its processing and routing along the distribution path. Thus, the event time information encoded in the leading edge of the L1 decision output is preserved.
The minimum value of latency of the distribution system is defined by the worst case time needed to carry out the transmission of the L1 signal from one cluster to the others. The distribution system has to be calibrated in order to equalize the distribution times to be equal to the worst case.
The proposed implementation for this distribution scheme is based on low cost FPGAs, as shown in Fig. 12 . These devices are compatible with the interfaces of the system and provide a versatile and reconfigurable way for the implementation of the basic functions that have to be performed: LVDS reception and transmission, routing logic and delay lines. One low cost FPGA Xilinx Spartan 6 is used for each cluster module. A photo of a Level 1 distribution mezzanine can be seen in Fig. 13 .
VII. PERFORMANCE OF THE TRIGGER SYSTEM
The designed trigger mezzanines have been tested separately, together in a special integration setup, and with the front-end boards designed by NECTAr [15] and DRAGON [10] teams. After testing the basic issues about the mechanical interfaces and the communication protocols with the DACs, the main parameters which characterize the trigger were measured. The following subsections explain the results.
A. Latency and Jitter
Latency is one of the most important parameters of the trigger system. If the overall latency were longer than the time stored in the analog memories (around 1 , depending on the sample frequency), the events would be lost. Fig. 15 shows an input pulse of 2.5 ns width introduced into one channel in Level 0 and the final trigger pulse coming from the Level 1 distribution to the front-end board after going through nine clusters and coming back.
The latency introduced by the different subsystems has been measured directly with an oscilloscope, obtaining the following results:
• Front-end analog input to L0 input: 15.9 ns • Level 0 Sum: 6.8 ns • Level 0 Majority: 6.1 ns • Level 0 fan-out: 3 ns • Level 1: 8.3 ns • Level 1 distribution: 170 ns This means an overall latency for the trigger system of around 200 ns to reach all the clusters in the camera. Short latency means more spare time to implement further trigger processing between telescopes, stereo trigger schemes, etc. [4] , [7] .
It is also very important that all the clusters will receive the trigger signal at the same time. The Level 1 distribution subsystem compensates the delay difference due to the position of the cluster in the camera very well and sends the trigger order to the front-end boards with a jitter of only 150 ps RMS with respect to the analog input pulse. The jitter in the falling edge, which can be seen on Fig. 15 , depends on the time difference between the rising edge and the L1 distribution clock, but the leading edge does not depend on it. It is asynchronous, keeping the event timing information after the distribution.
B. Rate Scans
The rate scan is the most typical test of a trigger system. It consists of fixing an input amplitude and increasing the threshold, counting how many events have been detected for each threshold value. If the noise level is low, the trigger system will change from detecting all the events to not detecting any in a narrow margin of few millivolts. For example, Fig. 16 shows a rate scan changing Level 1 threshold when Level 0 Majority is detecting one pixel over the threshold.
Looking at the threshold level it is also possible to know what the amplitude of the signal at the input of the comparator is. This is very useful in checking the gain of the analog chain and to test if the additions are being done properly. In this way, Fig. 17 shows the rate scans measured when there are 2.5 ns width pulses with an amplitude of 500 mV (25 photoelectrons (phe)) at the input of two, three, or four pixels in one cluster, or when the same amplitude is present in one pixel of two, three or four different clusters.
From these measurements, it can be seen that the gain of the complete analog path is approximately 0.4, because the threshold to detect 50% of the 500 mV pulses when they are being added from two inputs is around 400 mV. It can be seen also that when three or four inputs are added, the thresholds to detect 50% of the pulses are around 600 and 800 mV respectively, which stands out the linearity of the system. Comparing the results when the addition is made in the Level 0 (inputs from the same cluster) and when it is made in Level 1 (inputs from different clusters), it can be seen that the thresholds to detect 50% of the pulses never differs more than 7%. Ideally they should be compatible with each other, the small difference arises from the difficulty to adjust exactly the same gain and latency in all the paths when these paths are long. Fig. 17 also show that the slope is sharper when the additions are done in the Level 0 because the signal to noise ratio is better due to the shorter length that the signals have to go through before being added.
C. Noise
Rate scans are also useful in measuring the noise level, and therefore determining the minimum detectable signal. To make this measurement, a rate scan is performed with all the inputs disconnected. When the threshold is under the noise level, the trigger system is triggering all the time, but when the threshold level exceeds the noise, no more triggers are detected. With this method a noise level of 2 mV has been measured at the input of Level 1 comparators, for sum trigger scheme. Fig. 18 shows the rate scan measures when there is only a 50 load at the input (only noise, like explained in previous paragraph) and when there are 2.5 ns width pulses with amplitudes corresponding to 1, 2, 4 and 8 phe (20, 40, 80 and 160 mV respectively). For a certain margin of thresholds it is possible to detect nearly 100% of inputs with only 1 phe, while there are almost no detections due to noise. This means that the system sensitivity is enough to detect 1 phe.
As was already mentioned in the previous subsection, the gain of the complete analog chain is 0.4. This means that the 50% thresholds for inputs of 1, 2, 4 and 8 photoelectrons should be at 8, 16, 32 and 64 mV, being compatible with Fig. 18 .
D. Attenuation and Clipping
Level 0 sum trigger boards contain other two subsystems which can be measured in a similar way to a rate scan: the attenuators and the clipping. In this case, for a fixed input amplitude and a fixed threshold (low enough to detect the signals when no attenuation or clipping is active), the attenuation and clipping range of values are swept, counting the number of events. Fig. 19 shows that both systems work as expected. 
E. Dynamic Range
The specification of the large Cherenkov telescopes requires the trigger system to be able to distinguish between 0.25 and 200 photoelectrons (phe) with the sumtrigger scheme. The lower level is given by the noise power in the Level 1 comparators, while the upper limit is related to the saturation of the amplifiers. In this way, if the amplifier used in the adder is saturated with voltages higher than 2 V, it is possible to adjust the gain in Level 0 attenuators to have 8 mV/phe detecting up to 250 phe without saturation. In the same way, a noise level of 2 mV will correspond to 0.25 phe, meeting the specification.
With a majority strategy, the objective is to distinguish between 0 and 28 pixels fired. As can be seen on Fig. 16 , Level 1 detects each pixel fired with a threshold of 72 mV (well over the noise level), so 28 pixels fired will be detected with a 2016 mV threshold, making full use of the dynamic range.
F. Power Consumption
Keeping the power consumption to minimum is essential, specially for systems like the presented trigger which is placed inside the camera. The main problem is not the power consumption itself, but the refrigeration system required to take away the heat dissipated in the electronics. In this sense, the larger the power consumption, the bigger and heavier the refrigeration system must be, and the weight of the camera is limited by the mechanical characteristics of the telescope. Table I gathers the   TABLE I  POWER CONSUMPTION FOR 1 CLUSTER power dissipated in the different elements of the trigger system, for one cluster:
VIII. OUTLOOK When PMTs are used as photodetectors, they introduce different transit times related to the high voltage level applied. If several PMTs are introducing different transit times, this effect can reduce the performance of a trigger system like the one presented here. In order to mitigate the effect of the different transit times introduced by PMTs, a delay compensation system inspired by the work presented in [12] has been developed and it is currently under test with the aim to integrate it in the newer versions of the analog trigger system. The next step will consist mainly of the integration of the current mezzanines in the front-end and backplane boards. This integration will improve several issues. First, it will improve signal integrity by reducing the number of connectors. Second, removing the mezzanines will make the refrigeration of the boards easier by facilitating the air flow. And last but not least, it will reduce the cost, by removing the connectors and manufacturing only two boards per cluster instead of 6.
The integration of the Level 0 and Level 1 mezzanines in the front-end boards will be straightforward because they were designed with the same stack-up of the front-end boards. On the other hand, Level 0 fan-out, Level 1 Distribution and other auxiliary systems such as clock distribution or Ethernet interface will be integrated in a single backplane which is currently under development.
IX. CONCLUSION
A complete analog trigger system for individual Cherenkov telescopes has been presented. Its architecture is divided into different levels and subsystems, compatible with the modular design of the telescopes in order to simplify the hardware and the cabling as much as possible. The analog treatment of the signals makes it able to implement sumtrigger strategies in addition to the classic majority scheme, improving the sensitivity to Cherenkov showers generated by -rays with energies below 50 GeV. Besides this, the system is able to change the size of the trigger region by software, which provides with great flexibility to observe different objects in different NSB conditions.
The different modules that make up the trigger system have been manufactured as mezzanines and tested together with the other electronic components of the clusters. They have shown good results in terms of latency, gain, noise and power consumption, being ready for integration and mass production if they were chosen as the selected trigger system for the Cherenkov Telescope Array (CTA) [16] .
